ABSTRACT In distributed generation systems, multiple inverters paralleled operation is essential for the power requirement of local loads. To achieve the reasonable power distribution among the inverters, droop control is an effective method for the paralleled operation systems without the control interconnection. In general, the multi-loop control structure is usually utilized to regulate the drooped voltage across local loads. However, by using the traditional multi-loop controller, such as proportional-integral and proportional-resonant controllers, the dynamic process of load variation or mode transfer is slow, even the voltage overshoot or drop may occur. To address the above issues, a compact control structure-based supertwisting algorithm has been proposed in this paper. Benefitting from the designed sliding mode controllers, the dynamic response, the load disturbance rejection, and reference tracking performance can be improved. In addition, the robustness to parameters mismatch can also be achieved by using the proposed control method. The comparative simulation and experimental results validate the correctness and feasibility of the proposed method.
I. INTRODUCTION
Distributed generation (DG) is an ideal method to integrate various renewable resources to provide power for the remote customers [1] . As the power electronic interface, the inverters are one of the most essential components in the microgrid system consisting of DGs. The interface inverters should be performed as a voltage source to adjust their output voltage and frequency [2] . Many control strategies, such as droop control, master-slave control, and average currentsharing control, have been extensively implemented to operate parallel-connected inverters for sharing the powers of the load. Among these methods, the droop control has been widely adopted because of no critical communication links among the parallel-connected inverters. However, the traditional droop control has some drawbacks [3] , [4] , such as slow transient response and poor disturbance rejection. Recently some modified droop control methods have been
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proposed to improve the performance of the system. The terms of power derivative-integral are introduced to the droop scheme to obtain a better power controllability of the system [5] . A proportional-derivative (PD) droop control has been proposed to improve steady-state regulation and transient response [6] . The adaptive droop gains have been designed to deal with the low-frequency stability among the paralleled inverters [7] . However, the dynamic of the inner control loop is often neglected in the existing droop control methods due to their traditional multi-loop control structure in [5] - [7] .
As for the voltage-controlled inverters, the traditional multi-loop control is usually designed by means of the transfer function model. The proportional-integral (PI) controllers have been employed to attain zero steady-state error under the rotating reference frame (RRF) [8] . Similarly, the proportional-resonant (PR) controllers have been also applied to the stationary reference frame (SRF) [9] or a single-phase inverter [10] . Furthermore, the capacitor current has been also utilized for the inner current loop to enhance the robustness of LCL-type grid-connected inverter [11] . Generally, the outer voltage control loop and inner current control loop are used in the nested-loop control structure to guarantee the tracking reference performance and dynamic compensation performance under the system disturbances [12] . However, the transient process of load or reference variation is usually long, and the voltage overshoot or drop may occur [13] .
In the light of above problems of the traditional multiloop control, recently, many advanced control strategies have been proposed in voltage-controlled inverters. The deadbeat control, one of discrete-time linear control laws, can make all the closed-loop poles' place at zero. Thus, the deadbeat controller can force the tracking error to zero within a few sampling steps [14] . A finite control set model predictive strategy has been implemented in the load voltage control, maintaining a good steady-state performance and fast dynamic response [15] . Based on linear matrix inequality (LMI), a state feedback and tracking gains control has been designed for uninterruptible power supply (UPS) applications [16] . However, these methods are all highly sensitive to model uncertainties and parameter perturbations. Therefore, the robustness of system can be maintained usually by a disturbance observer or a state compensator, which will increase system complexity.
Owning to the inherent characteristics of the sliding mode control (SMC), that is, robustness to the system parameter mismatch, overshoot-free, fast dynamic response and the ability to exogenous disturbances rejection, the SMC has been applied in voltage-controlled inverter. A sliding mode control based on three-level hysteresis sliding function has been proposed in a single-phase UPS inverter [17] . A mixed H 2 /H ∞ -based voltage control and a sliding mode control are applied to acquire a good dynamic response [18] . However, the MATLAB toolbox is needed to obtain the voltage control gains, which is not beneficial to practical application. In addition, the integral sliding mode surfaces are used to design the current control loop. Therefore, the potential chattering around the sliding manifold still exists although the switching frequency is fixed. The chattering phenomenon can be avoided by using high-order sliding mode (HOSM) method [19] . The super-twisting algorithm (STA), one of the HOSMs, which does not need any information about the derivative of the sliding variable, has been adopted in various areas [20] - [22] . Considering the external disturbances and inertia uncertainties, a novel adaptive-gain STA has been proposed to achieve the finite-time attitude tracking control in rigid spacecraft [20] . Based on STA for brushless doubly fed induction generator (BDFIG), a direct power control strategy has been designed to maintain both transient and steady-state performance [21] . A single voltage loop based on STA and PI controller has been proposed to achieve small steady state error in a voltage-controlled inverter, however, the experimental results are not provided [22] . To take full excellent properties of the STA introduced in aforementioned applications, a STA-based control structure in the single-phase voltage-controlled inverter has been investigated and firstly applied in the droop-controlled paralleled inverters system. The feedforward terms are contained benefitting from the designed STA controllers and the dynamic process of load variation or mode transfer for droop-controlled inverter has been improved. The paper is organized as follows: a disturbance rejection control strategy is proposed in Section II for droop-controlled paralleled inverters based on STA; discussion of simulation and experimental results are shown in Sections III and IV respectively; then the conclusion is drawn in Section V.
II. DISTURBANCE REJECTION CONTROL STRATEGY BASED ON STA A. TRADITIONAL CONTROL OF A DROOP-CONTROLLED INVERTER
The structure of the paralleled inverter systems is shown in Fig. 1 . The system is composed of two single-stage fullbridge inverters in parallel, where L acn are the filter inductors; C acn are the filter capacitors; R linen are the line impendences; R loadn are the local loads connected with the point of common coupling (PCC). Fig. 2 shows the traditional multi-loop control of a voltagecontrolled inverter based on PR controller, and the zero steady-state error can be achieved. The scheme in Fig. 2 will therefore operates well, but its performance may sometimes be compromised to the following drawbacks.
1) The reference current i Lrefn and the modulation wave v trin are totally determined by the outer voltage controller and the inner current controller, respectively. The voltage overshoot may occur when the voltage reference or load varies dramatically. 2) Due to the lack of feedforward, the transient changes of voltage or current cannot be reflected to the modulation signal in time, which may cause the long transient process.
B. SUPER-TWISTING ALGORITHM
Consider an uncertain nonlinear system,
where x ∈ R n , u ∈ R represent a stage vector and a control function, respectively; f (t, x) ∈ R n represents a differentiable vector-field; s (t, x) represents a sliding variable.
The input-output dynamics of system (1) can be expressed aṡ
where χ (t, x, u) and ϕ (t, x, u) are bounded but unknown, i.e., there are positive constant values X, min and max ,
Then, a differential inclusion can be obtained as
Thus, a control law based on Super-Twisting algorithm (STA) can be designed as follows [23] 
where λ and α are the designed positive parameters determined by the boundary conditions (4). The sliding variable s can converge to the sliding manifold s =ṡ = 0 in the finite time, under the sufficient conditions, that is [23] :
C. DISTURBANCE REJECTION CONTROL SCHEME BASED ON STA
The typical R/X ratio of a low voltage (LV) line has been given as 7.7, as compared to 0.85 of a medium voltage (MV) line and 0.31 of a high voltage (HV) line [2] . Obviously, for a LV distribution network, the line impedance is mainly resistive. Considering the line impendence, the resistive P-V and Q-ω droop expressions are given in
where ω 0n and V 0n are the rated angular frequency and output voltage amplitude of converter ''n'', P 0n and Q 0n are its rated active and reactive powers, and k pn and k qn are its active and reactive power droop coefficients, respectively.
1) OUTPUT VOLTAGE LOOP DESIGN
As shown in Fig. 2 , the dynamics of a single system can be described by
The dynamic of the current loop should be faster than the voltage loop in general, therefore, the voltage and current loop can be designed independently. Thus, the dynamic of output voltage can be rewritten as
The sliding mode variable for voltage control is defined as
Then the first-time derivative of s vn can be derived
The first-time derivative of s vn contains the control input u(i Lrefn ). Hence, the inverter system, as shown in Fig. 2 , is of relative degree one and a traditional first-order sliding mode can be applied. Motivated by the chattering elimination aim, a super-twisting-based control is employed, which can keep the control signal u continuous and chattering avoided. The proposed STA controller for voltage loop is given by
where C ac0n is the rated value of C acn , and µ vn (s vn ) takes the following form
where λ vn and α vn are the designed positive parameters. From (13) and (14), the dynamic of s vn can be obtained
where C acn is the parametric uncertainties.
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It can be easily obtained that there is a positive constant C vn satisfying,
The sliding variable s vn can converge to the sliding manifold s vn =ṡ vn = 0 in the finite time, under the sufficient conditions, that is [23] :
Therefore, control block diagram for voltage is shown in Fig. 3(b) .
2) INDUCTOR CURRENT LOOP DESIGN
The control objective of the inductor current loop is to track the reference current i Lrefn computed from the output voltage loop. Similarly, the sliding mode variable for inductor current control is defined as
Then the control law u n can be obtained as
The dynamic of s in can be obtained as (20) where L acn is the parametric uncertainties, and µ in (s in ) takes the following form
where λ in and α in are the designed positive parameters. It can also be easily obtained that there is a positive constant L in satisfying
The sliding variable s in can converge to the sliding manifold s in =ṡ in = 0 in the finite time, under the sufficient conditions, that is [23] :
It should be noted that the designed output voltage loop controller contains the output current i acn and the designed current loop controller contains the output voltage v acn according to (13) and (19) . The term i acn can be regard as a feedforward, which can improve the dynamic performance and reduce the disturbance effect of load variation. Similarly, the term v acn can be regard as a feedforward too, which can improve the effect of reference variation. It is a natural advantage to utilize the STA. Although, the gains of STA controllers µ vn (s vn ) and µ in (s in ) will be reduced accordingly, the settling time are not decreased. The overall control structure is shown in Fig. 3 . The proposed disturbance rejection scheme is shown in Fig. 3 . The ac output voltage v acn and output current i acn should be measured in order to obtain the active power P n and reactive power Q n , then the output voltage amplitude V n and angular frequency ω n can be obtained from the droop expression in (8) . Thus, the generated output reference voltage V acrefn can be tracked by the voltage-current loop based on STA.
D. PROOF OF THE STABILITY
To prove the stability of the proposed controllers, a candidate Lyapunov function for voltage loop is introduced:
The time derivative of V v can be obtained aṡ
If s vn > 0, sign(s vn ) = 1, thus,V v < 0; if s vn < 0, sign(s vn ) = −1, thusV v < 0. Since V v is a positive-definite function and its first-time derivative (V v ) is a negative-definite function, the sliding surface s vn converges to zero asymptotically and the proposed voltage controller becomes asymptotically stable. The stability proof of current loop can refer to the above process. Even though the designed STA controllers can guarantee fast dynamic response and good disturbance rejection, the switching function ''sign(s)'' of the switching control input may bring instability problems to the system. To solve this issue, a boundary layer around the sliding surface is adapted in the switching function as follows
where, β is the width of boundary layer.
E. PROOF OF THE ROBUSTNESS
The performance of the control system may be affected by system disturbances in practical application conditions, such as parameter variations, measurement noises, analogue-digital sample errors, thus, (15) can be rewritten as
where F v is the overall internal and external disturbances. Thus, (25) can be rewritten aṡ
If the positive control gains λ vn and α vn are set large enough to fulfill (28),V v is still definitely negative. According to Lyapunov stability theorem, the proposed controller features strong robustness, if the control gains are selected properly. 
III. SIMULATION RESULTS
Simulations have been performed with two 1-kW rated inverter systems in PLECS to validate the proposed method. The utilized parameters are listed in Table 1 for each system, which are also the values used in the experimental results. The main purpose of the simulations is to verify the disturbance rejection and fast response to the load variation. In addition, the traditional multi-loop control and the proposed method have all been performed comparatively to verify the superiority of the proposed one. First, a 1-kW resistance load is used to verify the dynamic performance of the load variation. The load is connected to the inverter at t 1 and disconnected at t 2 . The simulation results of the proposed method and the traditional multi-loop control method are shown in Fig. 4 . Fig. 4(a) shows that the root-mean-square (rms) value v ac_rms of the output voltage v ac can change precisely according to the Eq. (8) by the proposed method and has only a voltage drop about 0.6 V (rms) when the load is connected. The output current i ac and active power P ac can be returned to the steady state within 5 ms. The dynamic process of the load disturbance can almost be eliminated. However, v ac_rms has dropped obviously (about 7 V (rms)) by the traditional multi-loop control when the load is connected as shown in Fig. 4 (b) . The dynamic process of the output current i ac and active power P ac returned to the steady state can last more than 40 ms. Therefore, it can be inferred that the proposed control method has a better dynamic performance under load variation. Second, Fig. 5 shows the simulation results of the two methods when the reference voltage varies. The amplitude of the reference voltage steps from 1 pu (311 V) to 0.8 pu at t 1 and steps from 0.8 pu to 1 pu at t 2 . The reference voltage can still be tracked precisely by the proposed method as shown in Fig. 5(a) , and i ac and P ac regain a steady state within 5 ms. Comparatively, the reference voltage also can be tracked by the traditional multi-loop control shown in Fig. 5(b) , but the fluctuation of i ac and P ac will last about 20 ms. The greater the voltage reference is changed, the worse the fluctuation of i ac and P ac will be. Therefore, the proposed control method has a better performance of reference tracking.
To verify the robustness of the proposed control method, Fig. 6 shows the simulation results of the load variation for the proposed method with different system parameters (L acn and C acn ). The performance of the system will not be affected when the parameters mismatch does not exceed 50%. When the parameters mismatch reaches 100% (2L acn and 2C acn ), only the dynamic process will be affected slightly while the steady state won't be affected. The simulation results have demonstrated the proposed control method owns a strong robustness to the parameter uncertainties.
To verify the power sharing performance of the two control methods, Fig. 7 shows the simulation results of two inverters paralleled operation. The proposed control method can realize precisely the load power sharing within 5 ms without any fluctuation when the two inverters are connected or disconnected as shown in Fig. 7(a) . However, for the traditional multi-loop control, the dynamic process of mode transfer will last about 30 ms with a power fluctuation shown in Fig. 7(b) . The simulation results demonstrate that the proposed control method can improve the dynamic performance of paralleled inverters based on droop control.
IV. EXPERIMENT RESULTS
With the use of two 32-bit floating-point TMS320F28335 digital signal processors, two paralleled 1 kW inverter systems have been tested to verify the proposed disturbance rejection and dynamic process improvement with a STA control core. The sources for the two systems are from two Chroma 62150H-600S dc supplies. Fig. 8 shows the platform of the experiment, and its parameters are given in Table 1 . To verify the disturbance rejection and dynamic response of the proposed control method, a full power load is suddenly connected and disconnected to the inverter, respectively. Fig. 9 shows the experimental results of the proposed control for load variation. When the load is connected, the output voltage varies according to the droop line (peak voltage has decreased from v ac = 312.3 V to 310.5 V), and the output current and the output power has both increased (i ac = 0 A to 6.2 A and P ac = 0 W to 963 W) within 10 ms. The dynamic process of output voltage can be improved effectively whenever the load is connected or disconnected. However, for the traditional multi-loop control shown in Fig. 10 , the dynamic process of output voltage is longer (about 50 ms) and the voltage drop is much bigger at the instant of the load connection (peak voltage has decreased from v ac = 312.5 V to 248 V). In addition, a big voltage overshoot has occurred when the load is disconnected, which may bring catastrophic results if there is not a limiter. Therefore, the proposed control method performs an excellent dynamic voltage quality with minor voltage drop and short transient time when the load varies.
It is important for a voltage-controlled inverter to track the reference. Therefore, the voltage reference can vary to adjust the power flow between the inverters. Figs. 11 and  12 show the experimental results of reference variation with the proposed control and the traditional multi-loop control. The dynamic process of output voltage is reduced significantly (about 10 ms) by the proposed method when the reference varies as shown in Fig. 11 . Although the traditional multi-loop control can track the reference variation shown in Fig. 12 , the dynamic process (about 30 ms) is long and tracking error still exists.
Figs. 13 and 14 show the experimental results of inverters mode transfer with the two control methods. The inverters supply power separately (P ac1 = 669 W and P ac2 = 358 W) before the inverter 2 connected. When the inverter 2 is connected, the output current i ac1 decreases from i ac1 = 4.3 A to 3.27 A, and the output current i ac2 increases from i ac2 = 2.3A to 3.23 A. The inverters can share power faster (the dynamic process of load power sharing lasts about 20 ms) by the proposed control shown in Fig. 13(a) compared to the traditional multi-loop control (the dynamic process of load power sharing lasts about 40 ms) shown in Fig. 14(a) when mode transfer from alone to parallel mode. Likewise, the same mode transfer has been observed in Figs. 13(b) and 14(b), during the return from parallel to alone mode. Upon being completed, the return causes the active powers to vary from power sharing (P ac1 = 508 W and P ac2 = 502 W) to their initial values (P ac1 = 667 W and P ac2 = 360 W). Conversely, the voltage overshoot (for v ac1 ) or drop (for v ac2 ) has occurred in the dynamic process shown in Fig. 14(b) , but it cannot be seen in Fig. 13(b) . Hence, the experimental results shown in Fig. 13 prove that the dynamic performance of paralleled inverters system based on droop control can be improved by the proposed control method.
A performance comparison between proposed and traditional control can be observed in Table 2 . It should be mentioned that the proposed control method has a better performance of dynamic response and disturbance rejection.
V. CONCLUSION
Based on STA, a disturbance rejection control for droopcontrolled paralleled inverters system has been proposed in this paper. Although the gains of the STA controllers are reduced, the control performances are not deteriorated. The designed STA-based voltage controller and current controller contain output current and output voltage terms, respectively, which can all be regard as the feedforward, to improve the transient process under load variation, voltage reference change and mode transfer. Moreover, the proposed controller is robust and insensitive to the parameters mismatch. 
